

Notice of References Cited	Application/Control No. 10/029,596		Applicant(s)/Patent Under Reexamination HUANG, CHUNG-YANG	
	Examiner A. M. Thompson		Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2005/0039077	02-2005	Iyer	714/025
*	B	US-2005/0044055	02-2005	Iyer	706/046
*	C	US-6,975,976	12-2005	Casavant et al.	703/14
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	R. Vemuri et al., Generation of Design Verification Tests from Behavioral VHDL Programs Using Path Enumeration and Constraint Programming, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pages 201-214, June 1995.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.